

POST OFFICE BOX 1927 CUPERTINO, CA TELEPHONE (408) 524-2700 FAX (408) 524-2777

CINCH

1 MM PITCH CIN::APSE LGA SOCKET

Final Report

August 31, 2001

Electrical Characterization

Table of Contents

Subject	page
Table of Contents	2
Summary	2
Objective	3
Methodology	3
Measurement system	3
Equivalent-circuit model	3
Figure 1 - LGA socket equivalent-circuit diagram	4
Element definitions	4
Element values	4
Table 1 – 1.mm LGA socket element values	5
Conclusions	5
Figure 2 - Bandwidth measurement	5
Appendix	6

Summary

Objective

The Cinch LGA socket (1mm pitch) was measured at GigaTest Labs to assess their electrical performance. Also, its high-speed performance limits were determined.

Methodology

The LGA socket was mounted onto a custom PCB, designed to exhibit low parasitics and allow the use of coplanar probes. A second PCB (called surrogate package) with measurement standard patterns was mounted inside each socket. This allows pins to be measured under three conditions (open, shorted and thru). The HP MDS (Microwave Design System) software was then used to extract an equivalent-circuit model, which is SPICE compatible.

Measurement system

All measurements were taken using a high-frequency measurement system. This consists of a Hewlett-Packard 8510C network analyzer & GGB PicoprobesTM 450µm pitch. The HP 8510C network analyzer is a frequency domain instrument. The measurements are taken as scattering parameters (a.k.a. s-parameters). The HP8510C has great calibration capabilities, which make it the most accurate high-frequency instrument available. For this work the short-open-load-thru (SOLT) calibration was used. The GGB Picoprobes provide a high-quality 50 Ω path from the network analyzer and cables to the DUT.

Equivalent-circuit model

Figure 1 shows the topology used to model the LGA socket.




Figure 1 - LGA socket equivalent-circuit diagram

Element definitions

L ₁ , L ₂ :	pin self-inductance
M ₂₁ :	mutual inductance between adjacent pins
R ₁ , R ₂ :	shunt-resistance of inductors L_1 and L_2 , used to model high-
	frequency loss due to skin effect and dielectric loss
C _{21a} :	mutual-capacitance between adjacent pins (PCB side)
C _{21b} :	mutual-capacitance between adjacent pins (LGA side)

Element values

The 1mm LGA socket model is valid from DC to 3.05 GHz. The measured and modeled transmission response agrees within 1 dB. Models were extracted for three types of pins: adjacent field pins, edge pins and corner pins.

Pins	L1 & L2 (nH)	M ₂₁ (nH)	R1 & R2 (W)	C _{21a} (pF)	С _{21b} (рF)
Field adjacent	0.39	0.05	200	0.02	0.02
Edge adjacent	0.42	0.01	200	0.01	0.01
Corner adjacent	0.45	0.08	200	0.02	0.02
Diagonal adjacent	0.53	0.10	200	0.02	0.01

Table 1 – 1 mm LGA socket element values

Conclusions

 The bandwidth for the LGA socket was determined from a loop-thru measurement on two adjacent pins. The nearest row of pins was grounded (see figure 2). The 1-dB bandwidth was 17.9 GHz, please see page 10 of the Appendix.





Figure 2 - Bandwidth measurement


2. The model bandwidth is DC-3.05 GHz, which will easily handle signals with 300 ps edges.


Appendix

The appendix shows the measured and simulated output data.

Measured and simulated data	page
Open measurement on adjacent pins	7
Shorted measurement on adjacent pins	8
Loop-thru measurement on adjacent pins	9
Loop-thru bandwidth measurement (20 GHz)	10







Cinch LGA Socket (1.0mm pitch) Loop-thru BW measurement

